

IBM

Customer Engineering

Instructional Logic Diagrams

1410 Data Processing System

IBM Customer Engineering
Instructional Logic Diagrams

1410 Data Processing System

This book is designed primarily for instruction purposes. It shows the major logic of the 1410 system, but does not contain all the circuits shown in the ALD's. The ILD's were drawn from second levels contained in existing manuals of instruction and from ALD's with an EC number of 253259. There will be no revision to this manual.

The ILD's are organized throughout CPU by functional unit while the I/O areas are shown by sequence of operation.

All ILD's that have a figure number with the suffix A or B are functional "big pictures" which show the individual Data and Control ILD's for specific functional units.


The normal usage path would be from Overall Data Flow to functional "big picture" then to the individual ILD and ultimately to the ALD.

An ALD/ILD Index follows the ILD's. It is arranged in numerical sequence by ALD page number to aid in returning to the ILD's from the ALD's. ILD lines are referenced using a co-ordinate system as follows:

25 D 2

The first number (25) represents the ILD figure number from which or to which the line is referenced. The alphabetic character (D) represents the vertical position on the figure while the last number (2) represents the horizontal position.











The ILD output lines are indexed to the ILD page on which they appear in a listing found after the ILD/ALD Index.



CONTENTS

[illegible]

SYMBOLGY USED THROUGHOUT 1410 INTERMEDIATE LOGIC DIAGRAMS





\mathbb{Z}	\mathbb{Z}
\wedge	\vee
\times	\times


50
V
X

$B > A$ — Greater Than A
 $B < A$ — Less Than A

B ✓ A — B Less Than A



NOTES:
ALL NAMES ENCLOSED IN PARENTHESES ARE FOR LOGICAL EXPLANATION AND DO NOT NECESSARILY APPEAR IN THE ALD'S
ANY ASTERISKS SHOWN ARE AN ACTUAL PART OF THE ALD LINE NAME
ALL CONDENSED LOGIC DIAGRAMS ARE POSITIVE LOGIC THROUGHOUT



IBM 1410 Data Processing System Data Flow




FIGURE 3. CYCLE LENGTH CONTROLS




FIGURE 5. A AND B CYCLE CONTROL





FIGURE 6. X, C, AND D CYCLE CONTROL






FIGURE 8. LAST INST RO, UNITS CTRL, AND LATCH




FIGURE 9. BODY, EXTENSION, MQ LATCH




FIGURE 9A. ADDRESSING




FIGURE 10. MAR AND IAR




FIGURE 11. AAR




FIGURE 14. DAR






FIGURE 15. EAR AND FAR








FIGURE 20. BCD TO 2/5 AND ADDR CH




FIGURE 23. A RING AND ADDRESS SCNR




FIGURE 24. ADDR REG AND ADDR EXIT CHAN, 2/5 - BCD





FIGURE 24A. A AND B CHANNEL






FIGURE 26. OP REG AND OP MOD REG




FIGURE 27. ASSEMBLY CONTROLS




FIGURE 28. ASSEMBLY CHAN C AND WM BIT




FIGURE 29. ASSM CHAN 1, 2, 4, 8, A AND B BITS






FIGURE 32. ADDER BCD TO QUI-BINARY





REF	ALD
AA	12, 61, 12
AB	16, 14, 11
AC	.12
AD	16, 45, 01
AE	.02

FIGURE 35. ZERO BAL, OFLO, AND DIV OFLO LATCHES




FIGURE 36. HIGH, LOW, EQUAL COMPARE LATCHES




FIGURE 37. COMPARE AND TLU




FIGURE 38. OP MOD DECODE




FIGURE 40. OP CODE GROUPING LINES




FIGURE 41.0 EDIT CONTROL




FIGURE 41.2. EDIT LATCHES




FIGURE 43. BRANCH - NO BRANCH II




FIGURE 43 A. I-O DATA FLOW




FIGURE 43.8. I-O DATA FLOW




FIGURE 44A. E CHANNEL REG AND CONTROLS (RDR)




FIGURE 44. E & F CHAN REG & CTRL




FIGURE 45.0. CHANNEL NOT READY OR BUSY





FIGURE 45.1. CHANNEL NOT READY OR BUSY







FIGURE 46. CHANNEL STATUS SAMPLE PULSES



NOTE: FOR VOLTAGE AND CURRENT SEE FIGURE 50




FIGURE 47. LSMS, PRI DRVS, & GATE SEL




FIGURE 48. MEM CLOCK TIMING





FIGURE 49. INHIBIT, LOAD, REGEN CTRLS






FIGURE 51. 1401 BUFFER CTRL





FIGURE 52. 1401 OP DECODE







FIGURE 55. ZONE ADDRESS



REF	ALD
AA	14.18.09.1
AB	14.18.10.1

FIGURE 56. AUX BIN ADDER




FIGURE 57: BIN TO 2/5 XLATOR





FIGURE 60. SECT 3 MASTER ERROR & CTRL



(Heavy Line is BCD)

FIGURE 61A. INT BFR DATA FLOW

800 in 12 1st Read 18. ind read
 M 9/0 11 1000 12 scans to Buffer
 M 9/0 19 1000 12 scans to Buffer
 Kd 12 scans to Buffer




FIGURE 61. READER CONTROL




FIGURE 62. RD ENCODE AND PCH DECODE




FIGURE 63. INT BUFFER CHECKS AND PUNCH BIT GENERATE




FIGURE 65. BUFFER STROBE AND STACK SEL




FIGURE 66. PUNCH CONTROL




FIGURE 67. 1414-3 C E GO




FIGURE 68A. PRINT STORAGE DATA FLOW




FIGURE 69. PRINT CONTROLS

Page 83 1/0 operations 14M




FIGURE 70. PRINT ERROR CIRCUITS




FIGURE 71. CARRIAGE CONTROL





FIGURE 85A. CONSOLE DATA FLOW AND CONTROL



AA - 45.50.01
 AB - 45.50.01
 AC - 45.50.03
 AD - 45.50.08
 AE - 45.50.10
 AF - 45.50.06
 AG - 45.50.07

ALLOW MX ADVANCE

BCD BITS	MAGNETS PICKED
8-4	R1
8-4	R2
8-4	R2A
$(8 \cdot 1) + (8 \cdot 1)$	R5
8	T1
8	T2
$C + (C \cdot B \cdot A \cdot 8 \cdot 2 \cdot 2 \cdot 1)$	CHK
$(8 \cdot 4 \cdot 2 \cdot 1) + (8 \cdot 4)$	UC (UPPER CASE)
ALL OTHERS	LC (LOWER CASE)
WORD MARK	UC - CHK
(UNDERSCORE)	UC - CHK - T1 - T2

OUTPUT TRANSLATOR (* = OR)
 1. WORD MARK - PERIOD (?) CHARACTER (- = AND)

FIGURE 85. CONSOLE CONTROL




FIGURE 86. CONS MATRIX





FIGURE 87. CONS START-STOP






FIGURE 89. CONS - START, ADDR SET, DISP, ALT




FIGURE 90. CONS RD-WR OP




FIGURE 180. TAU INDEX




FIGURE 181. TAU WRITE CONTROLS I





FIGURE 102. TAU WRITE CONTROLS II







FIGURE 184. TAU READ CONTROLS II










FIGURE 186. TAU WR CLOCK AND DLY CTR OSC GATING











NOTES
 2. ONE POSITION OF SEVEN SHOWN
 1. APPEARS ON 1, 2, 4 AND 8 BIT POSITIONS ONLY

FIGURE 190. TAU FINAL AMPLIFIERS








FIGURE T80. TAPE UNIT RESPONSE LOGIC

INDEX: ALD-ILD

ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG
11-10-01	01	12-12-31	03	12-61-12	35	13-14-09	40	14-13-04	14	14-18-01	54	14-70-05	23		
11-10-02	01	12-12-32	03	12-61-13	43	13-14-10	40	14-13-05	14	14-18-02	54	14-70-06	23		
11-10-05	01	12-12-33	03	12-62-01	45	13-14-11	40	14-14-01	10	14-18-03	55	14-70-07	23		
11-10-06	02	12-12-40	05	12-62-02	45	13-14-12	40	14-14-02	10	14-18-04	55	14-70-10	11		
11-10-07	11	12-12-41	05	12-62-03	45	13-14-13	40	14-14-03	10	14-18-05	55	14-70-10	12		
11-10-10	01	12-12-42	06	12-62-04	45	13-14-14	40	14-14-04	10	14-18-06	55	14-70-10	22		
11-10-11	01	12-12-43	58	12-65-10	52	13-42-11	46	14-14-05	10	14-18-07	55	14-70-12	21		
11-10-12	01	12-12-43	06	12-65-11	52	13-42-11	46	14-14-10	15	14-18-08	57	14-70-13	21		
11-10-13	01	12-12-44	05	13-10-01	26	13-60-03	43A	14-14-11	15	14-18-09	56	14-70-13	22		
11-10-14	01	12-12-45	06	13-10-02	26	13-63-01	46	14-14-12	15	14-18-10	56	14-70-14	21		
11-10-15	01	12-12-50	07	13-10-03	26	13-63-02	46	14-14-13	15	14-18-11	57	14-71-01	10		
11-10-16	01	12-12-51	07	13-12-01	26	13-63-03	45	14-14-14	15	14-18-12	57	14-71-02	10		
11-10-17	01	12-12-60	46	13-12-02	26	13-63-03	45	14-14-20	15	14-18-13	57	14-71-03	10		
11-10-18	01	12-12-62	46	13-12-03	26	13-64-02	44	14-14-21	15	14-18-14	57	14-71-04	10		
11-10-19	01	12-12-63	46	13-12-05	38	13-64-02	44	14-14-22	15	14-18-15	57	14-71-05	10		
11-10-20	01	12-12-64	58	13-12-06	38	13-64-03	44	14-14-23	15	14-18-16	57	14-71-10	11		
11-10-21	01	12-13-01	04	13-12-07	38	13-64-03	44	14-14-24	15	14-18-17	54	14-71-10	13		
11-10-22	01	12-13-02	04	13-12-08	38	13-64-07	46	14-15-01	16	14-18-20	54	14-71-11	12		
11-10-23	01	12-13-03	04	13-12-09	38	13-65-05	46	14-15-02	16	14-18-21	55	14-71-12	13		
11-10-24	01	12-13-04	26	13-12-10	38	13-65-06	46	14-15-03	16	14-30-03	17	14-71-12	14		
11-10-25	01	12-13-05	08	13-12-11	38	13-65-07	07	14-15-04	16	14-30-04	17	14-71-13	14		
11-10-26	01	12-13-06	11	13-12-12	38	13-70-01	51	14-15-05	16	14-30-05	17	14-71-14	10		
11-10-32	02	12-13-06	12	13-12-13	38	13-70-02	51	14-15-06	16	14-30-06	17	14-71-15	15		
11-10-33	02	12-13-07	08	13-12-14	38	13-70-03	51	14-15-07	16	14-30-07	18	14-71-16	15		
11-10-34	02	12-15-02	87	13-12-15	43	13-70-03	60	14-15-08	16	14-30-08	18	14-71-20	11		
11-10-36	02	12-15-03	87	13-12-16	38	13-70-04	43A	14-15-09	16	14-30-09	18	14-71-20	13		
11-20-01	04	12-15-04	87	13-12-17	38	13-70-04	43B	14-15-10	16	14-42-03	20	14-71-21	12		
11-20-02	04	12-30-01	19	13-12-18	38	13-71-04	43	14-15-11	16	14-42-04	20	14-71-21	14		
11-20-03	04	12-30-02	19	13-12-19	38	13-71-05	78	14-15-12	16	14-42-05	20	14-71-21	15		
11-20-04	04	12-30-03	19	13-13-01	39	13-72-04	45	14-15-13	16	14-45-01	20	14-71-22	13		
11-20-05	04	12-30-04	19	13-13-02	39	13-72-05	45	14-15-21	24	14-45-02	20	14-71-22	14		
11-20-06	04	12-30-05	19	13-13-03	39	13-74-02	58	14-15-22	22	14-45-03	20	14-71-23	14		
11-20-07	04	12-30-06	19	13-13-04	39	14-10-01	11	14-16-03	59	14-45-04	20	14-71-24	10		
11-30-01	02	12-60-01	43	13-13-05	39	14-10-02	11	14-16-04	10	14-45-05	20	14-71-25	15		
11-30-02	02	12-60-02	42	13-13-06	39	14-10-03	11	14-17-01	10	14-47-01	59	14-71-26	15		
11-30-03	02	12-60-03	43	13-13-07	39	14-10-04	11	14-17-02	10	14-50-01	21	14-71-30	11		
12-12-01	05	12-60-04	42	13-13-08	39	14-10-05	11	14-17-03	10	14-50-02	21	14-71-31	12		
12-12-02	05	12-60-04	43	13-13-09	52	14-11-01	12	14-17-04	10	14-50-03	22	14-71-32	13		
12-12-04	04	12-60-05	42	13-13-10	52	14-11-02	12	14-17-05	10	14-50-04	22	14-71-33	14		
12-12-05	06	12-60-06	42	13-13-11	52	14-11-03	12	14-17-06	10	14-50-05	22	14-71-34	10		
12-12-06	06	12-60-07	42	13-14-02	39	14-11-04	12	14-17-07	10	14-50-06	22	14-71-35	15		
12-12-07	06	12-60-08	07	13-14-04	39	14-11-05	12	14-17-08	10	14-50-08	21	14-71-36	15		
12-12-20	05	12-60-08	42	13-14-04	42	14-12-01	13	14-17-09	10	14-61-02	24	14-71-40	18		
12-12-20	06	12-60-14	42	13-14-05	39	14-12-02	13	14-17-10	10	14-61-02	24	14-71-41	18		
12-12-21	05	12-60-15	43	13-14-06	39	14-12-03	13	14-17-11	10	14-61-03	24	14-71-51	03		
12-12-21	06	12-60-16	42	13-14-07	40	14-12-04	13	14-17-12	10	14-61-04	24	14-71-51	48		
12-12-23	04	12-60-17	53	13-14-08	03	14-12-05	13	14-17-13	10	14-70-01	23	14-71-60	21		
12-12-23	06	12-60-18	53	13-14-08	40	14-13-01	14	14-17-14	10	14-70-02	23	14-71-61	20		
12-12-30	03	12-60-19	53	13-14-09	03	14-13-02	14	14-17-15	10	14-70-03	23	14-71-62	21		
		12-60-20	53			14-13-03	14			14-70-04	23				

INDEX: OUTPUT LINES IN ILD

OUTPUT LINES	FIG	OUTPUT LINES	FIG	OUTPUT LINES	FIG
\$ + R SYMBOL OP MOD	38A	ADD BQ6	32	ADDR GEN UP 08 BIT	22
A CH INSERT PLUS NINE	30	ADD BQ8	32	ADDR GEN UP 12 BIT	22
A CH INSERT PLUS ZERO	30	ADD OP CODE	39	ADDR GEN UP 18 BIT	22
A CH NOT 1 BIT	25	ADD TYPE OP CODES	39	ADDR GEN UP 24 BIT	22
A CH VALID+ASTERISK INS SW OFF	27	ADD TYPE+MPY+DIV+E+Z OP CODES	40	ADDR GEN UP 48 BIT	22
A CH 1 BIT	25	ADD TYPE+MPY+DIV+E+Z+C OP	39	ADDR GEN UP 5 DIGIT	22
A CHAR SEL ERROR	60	ADDR A CH USE T+C	30	ADDR MOD 01 BIT	17
A CHAR SELECT	25	ADDR CARRY	33	ADDR MOD 02 BIT	17
A CYC FIRST OP CODE	39	ADDR EQUAL	37	ADDR MOD 04 BIT	17
A CYCLE	05	ADDR HIGH	37	ADDR MOD 08 BIT	17
A DATA REG 1 BIT	25	ADDR LOW	37	ADDR MOD 12 BIT	17
A REG SET ERROR	59	ADDR MX CARRY OUT	33	ADDR MOD 14 BIT	17
A REG TO A CH ON B CYC OP CODES	40	ADDR MX NO CARRY OUT	33	ADDR MOD 18 BIT	17
A RING OFF TIME	23	ADDR MXQ0	33	ADDR MOD 24 BIT	17
A RING 2+3 TIME	23	ADDR MXQ2	33	ADDR MOD 28 BIT	17
A RING 2+3+4+5 TIME	23	ADDR MXQ4	33	ADDR MOD 48 BIT	17
A SYMBOL	38	ADDR MXQ6	33	ADDR SCNR 2 POS	23
AAR GATE OUT U 0 BIT	11	ADDR MXQ8	33	ADDR SCNR 3 POS	23
ADD ABO	32	ADDR NO CARRY	33	ADDR SCNR 4 POS	23
ADD AB1	32	ADDR OUT C BIT	33	ADDR SCNR 5 POS	23
ADD AQ0	32	ADDR OUT NOT C BIT	33	ADDR SCNR 6 POS	23
ADD AQ0.BQ0	33	ADDR OUT NOT 1 BIT	33	ADDR TYPE OP CODE	40
ADD AQ0.BQ2	33	ADDR OUT NOT 2 BIT	34	ADDRESS SET RTN	91
ADD AQ0.BQ4	33	ADDR OUT NOT 4 BIT	34	ADDRESS SET UNLK	89
ADD AQ0.BQ6	33	ADDR OUT NOT 8 BIT	34	ADVANCE BY 1	69
ADD AQ1.BQ0	33	ADDR OUT 1 BIT	33	ADVANCE BY 2	69
ADD AQ2	32	ADDR OUT 2 BIT	34	ALPH + SPL CHAR	37
ADD AQ2.BQ2	33	ADDR OUT 4 BIT	34	ALPH A CH	37
ADD AQ2.BQ4	33	ADDR OUT 8 BIT	34	ALPH B CH	37
ADD AQ2.BQ8	33	ADDR CH 0 BIT	20	ALPH NO NUMERIC	37
ADD AQ4	32	ADDR CH 1 BIT	20	ALPH SPL CHAR	37
ADD AQ4.BQ0	33	ADDR CH 2 BIT	20	ALTER KEYBOARD UNLK	90
ADD AQ4.BQ2	33	ADDR CH 4 BIT	20	ALTER INQ UNLOCK	89
ADD AQ4.BQ6	33	ADDR CH 8 BIT	20	ALTER ROUTINE	89
ADD AQ4.BQ8	33	ADDR CHAN ERROR	59	ALTER ROUTINE 2D SCAN	06
ADD AQ6	32	ADDR CHECK	60	ANY INQ REQUEST	90
ADD AQ6.BQ4	33	ADDR DOUBLE OP CODES	40	ANY LAST GATE	02
ADD AQ6.BQ6	33	ADDR EXIT ERROR	59	ANY LAST INP CYC NOT 1401	27
ADD AQ6.BQ8	33	ADDR GEN TP 02 BIT	22	AR BUS HP0B	16
ADD AQ8	32	ADDR GEN TP 04 BIT	22	AR BUS HP1B	16
ADD AQ8.BQ0	33	ADDR GEN TP 08 BIT	22	AR BUS HP2B	16
ADD AQ8.BQ2	33	ADDR GEN TP 12 BIT	22	AR BUS HP4B	16
ADD AQ8.BQ4	33	ADDR GEN TP 14 BIT	22	AR BUS HP8B	16
ADD AQ8.BQ6	33	ADDR GEN TP 18 BIT	22	AR BUS THP0B	16
ADD AQ8.BQ8	33	ADDR GEN TP 24 BIT	22	AR BUS THP1B	16
ADD BBO	32	ADDR GEN TP 48 BIT	22	AR BUS THP2B	16
ADD BB1	32	ADDR GEN UP 0 DIGIT	22	AR BUS THP4B	16
ADD BQ0	32	ADDR GEN UP 01 BIT	22	AR BUS THP8B	16
ADD BQ2	32	ADDR GEN UP 02 BIT	22	AR BUS TP0B	16
ADD BQ4	32	ADDR GEN UP 04 BIT	22	AR BUS TP1B	16

FIG	OUTPUT LINES	FIG	OUTPUT LINES	FIG	OUTPUT LINES	FIG	OUTPUT LINES
21	H POS B INDEX TAG	02	LG SPECIAL A	02	MOVE ZERO SUP OP CODE	39	
21	H POS C INDEX TAG	01	LGA	01	MPLY OP CODE	39	
23	H+Q OP-A CYC.ARING2	02	LGA+R	02	MQ LATCH	09	
23	H+Q OP-A CYC.ARING4	02	LGA+T	02	N SYMBOL	38	
36	HIGH	01	LGB	01	NEXT TO LAST AND LAST LOGIC GATE	03	
37	HIGH ADDER CARRY	02	LGB+C	02	NEXT TO LAST LG	03	
63	HOLE COUNT ERROR	02	LGB+S	02	NO BRANCH	42	
69	HOLE PULSE	01	LGC	01	NO BRANCH COND INTERRUPT	42	
69	HOME RESET	02	LGC+T	02	NO BRANCH OP CODES	39	
68	HOME TRIG (RING)	01	LGD	01	NO C+D CYCLES OP CODE	40	
04	I-CYCLE	02	LGD+E+F	02	NO CARRY LAT	31	
28	I/O CHECK	02	LGD+U	02	NO D CYC AT 1 RING 6 OPS	40	
43A	I/O COMLAT LATCH	01	LGE	01	NO INDEX ON 1ST ADDR OPS	40	
07	I/O LAST EXECUTE	02	LGE+V	02	NO NU A CH	37	
39	I/O LOAD OP CODE	01	LGF	01	NO NU ALPH	37	
39	I/O MOVE OP CODE	02	LGF+W	02	NO NU B CH	37	
43A	I/O PERC LATCH	01	LGG	01	NO NU SPL CHAR	37	
04	I OP	01	LGH	01	NO NUMERICS	37	
04	I 1	01	LGI	01	NO OVERFLOW	35	
04	I 11	01	LGI	01	NO SCAN	19	
04	I 12	01	LGI	01	NO ZONES	37	
10	IAR GATE OUT U 0	01	LGR	01	NOT ADDR DOUBLE OP CODES	40	
11	INDEX AAR	02	LGS	02	NOT AST FILL OR FLOAT DOLLAR	41.2	
11	INDEX GATE	01	LGS+T	01	NOT ASTERISK	41.1	
21	INDEX NOT REQ	01	LGT	01	NOT ASTERISK FILL	41	
21	INDEX REQ	02	LGU	02	NOT BLANK	41.1	
49	INH CHAR 0 WM BIT B1	01	LGV	01	NOT C CHAR	41.1	
49	INH CHAR 0 WM BIT D1	01	LGW	01	NOT COMMA	41.1	
66	INHIBIT STKR	01	LGX	01	NOT CTRL O	41.1	
28	INPUT CYCLE GMMW INSERT	02	LGZ	02	NOT DECIMAL CTRL	41.2	
27	INPUT CYCLE-NOT LAST INPUT	03	LLG 1	03	NOT DIV OVERFLOW	35	
90	INQ REQUEST LATCH	03	LLG 2	03	NOT DOLLAR SIGN	41.1	
90	INQUIRY KEYBOARD UNLOCK	40	LOAD MEM ON B CYC OP CODES	40	NOT EVEN HORD ADDR	18	
21	INSERT ZERO ON ADDR CH	36	LOAD POINT (TAU)	36	NOT LAST I CYCLE B	06	
11	INST RD GATE	37	LOW	37	NOT MINUS SYMBOL	41.1	
46	INT END OF TRANSFER	38	LOW ADDER NO CARRY	38	NOT PERC TYPE OP CODE	41.1	
39	INTERRUPT TEST OP CODE	39	LDZ SYMBOL	39	NOT R CHAR	41.1	
63	INVALID CARD CODE (INTEG BFR)	38	M OR L OP CODES	38	NOT SIG DIGIT	61	
40	J+R+I+X+O OP CODES	10	M SYMBOL	10	NOT SOME SCAN	41.1	
40	J+R+X+I+O OPS	10	MAR TO IAR TTH8	10	NOT SPACE (NOT AMPERSAND)	35	
38	K SYMBOL	10	MAR TO IAR U O	10	NOT ZERO BALANCE LATCH	41.2	
88	KEYBOARD UNLOCK	10	MAR TTH 8 BIT	10	NOT ZERO SUPPRESS	41.2	
38	L SYMBOL	10	MAR TTH8 TO ADDR MOD	10	NOT O SUPPRESS	41.1	
07	LAST EXECUTE	58	MAR U O BIT	58	NUM 1 THRU 7	41.1	
41	LAST EXECUTE COND	17	MAR U O TO ADDR MOD	17	NUM 8 OR 9 CHAR	38	
37	LAST EXECUTE CYC * TLU	17	MASTER ERROR	17	ONE SYMBOL	38	
08	LAST INST RD CYCLE	18	MINUS ONE 01 LINE	18	OP MOD BIT COMBINATIONS	26	
49	LD CHR 0 ETC	18	MINUS ONE 28 LINE	18	OP MOD C BIT	26	
02	LG EARLY B+S	18	MOD BY +1	18	OP MOD CHAR TIME * ARS		
02	LG EARLY F	18	MOD BY -1	18			

FIG	OUTPUT LINES	FIG	OUTPUT LINES	FIG	OUTPUT LINES	FIG	OUTPUT LINES
16	AR BUS TP28	59	B CHAR SEL ERROR	39	BIT TEST BRANCH OP CODE	31	B CH INSERT PLUS ZERO
16	AR BUS TP48	40	B CYC FIRST OP CODES	41.1	BLANK	30	B CH INSERT PLUS ZERO
16	AR BUS TP88	41.1	B CYCLE	41.1	BLANK OR ZERO	28	ASSM CH A BIT
16	AR BUS TTHP08	38	B DATA REG RESET	41.1	BLANK SYMBOL	29	ASSM CH A BIT INSERT
16	AR BUS TTHP18	41.1	B DATA REG WM BIT	41.1	BLANK 0 COMMA	28	ASSM CH A+B BITS
16	AR BUS TTHP28	41	B REG RESET ERROR	41	BLANK 0 PUNC OR SIG DIGIT	29	ASSM CH B BIT
16	AR BUS TTHP48	41	B SYMBOL	41	BLANKED CR SYMBOL	29	ASSM CH C CHAR BIT
16	AR BUS TTHP88	41	B TO LAST LG	41	BLANKED ZERO + COMMA	29	ASSM CH NOT A BIT
24	AR CH VC GROUP ONE	41	BACKWARD (TAU)	41	BODY LAT	29	ASSM CH NOT B BIT
24	AR CH VC GROUP TWO	41	BAR GATE OUT U 0 BIT	41	BR ON STATUS CH 1	28	ASSM CH NOT C CHAR BIT
24	AR EXIT CH C BIT	41	BIN REG A1 BIT	41	BR ON STATUS CH 2	28	ASSM CH NOT WM BIT
24	AR EXIT CH 1 BIT	41	BIN REG A2 BIT	41	BRANCH TO AAR	29	ASSM CH NOT 1 BIT
24	AR EXIT CH 2 BIT	41	BIN REG A4 BIT	41	BRANCH TO 00001	29	ASSM CH NOT 2 BIT
24	AR EXIT CH 4 BIT	41	BIN REG A8 BIT	41	BUFFER BUSY TO CHAN BUSY	29	ASSM CH NOT 4 BIT
24	AR EXIT CH 8 BIT	41	BIN REG B4 BIT	41	BUFFER BUSY TO CHAN BUSY	29	ASSM CH NOT 8 BIT
24	AR EXIT CH 8 BIT	41	BIN REG B8 BIT	41	BUFFER STROBE TO C.P.U.	28	ASSM CH NU ONE INSERT
10	AR TTH 8 TO ADDR EXIT	41	BIN REG NOT B4 BIT	41	BUSY (TAU)	30	ASSM CH NU ZERO INSERT
10	AR U 0 TO ADDR EXIT	41	BIN REG NOT B8 BIT	41	B0-B1 SHIFT	28	ASSM CH WM BIT
39	ARITH TYPE OP CODES	41	BIT GEN OUT (INTEG BFR)	41	B0 SHIFT	29	ASSM CH 1 BIT
40	ARS D+T OP CODES	41	BIT TEST BRANCH OP CODE	41	B1 SHIFT	29	ASSM CH 2 BIT
39	ARS L+M+T OP CODES	41	BLANK	41	B2 + B3 SHIFT	29	ASSM CH 4 BIT
39	ARS NO OP	41	BLANK OR ZERO	41	B2 SHIFT	29	ASSM CH 8 BIT
29	ASSM CH A BIT	41	BLANK SYMBOL	41	B3 SHIFT	41.1	ASTERISK
28	ASSM CH A BIT INSERT	41	BLANK 0 COMMA	41	C CYCLE	41.1	ASTERISK FILL
29	ASSM CH A+B BITS	41	BLANK 0 PUNC OR SIG DIGIT	41	C CYCLE OP CODES	41.2	ASTERISK OR \$ SIGN
29	ASSM CH B BIT	41	BLANKED CR SYMBOL	41	C OR R OR MINUS	38	ASTERISK SYMBOL
29	ASSM CH C CHAR BIT	41	BLANKED ZERO + COMMA	41	C SYMBOL	71	AUTO SPACE LATCH
29	ASSM CH NOT A BIT	41	BODY LAT	41	CAR GATE OUT U 0 BIT	56	AUX BIN ADDER 4 BIT
29	ASSM CH NOT B BIT	41	BR ON STATUS CH 1	41	CARRIAGE BUSY	56	AUX BIN ADDER 8 BIT
28	ASSM CH NOT C CHAR BIT	41	BR ON STATUS CH 2	41	CARRIAGE GO	25	B CH BITS
28	ASSM CH NOT WM BIT	41	BRANCH TO AAR	41	CARRY LATCH	30	B CH INSERT PLUS ZERO
29	ASSM CH NOT 1 BIT	41	BRANCH TO 00001	41	CARRY LATCH		
29	ASSM CH NOT 2 BIT	41	BUFFER BUSY TO CHAN BUSY	41	CARRY LATCH		
29	ASSM CH NOT 4 BIT	41	BUFFER BUSY TO CHAN BUSY	41	CARRY LATCH		
29	ASSM CH NOT 8 BIT	41	BUFFER STROBE TO C.P.U.	41	CARRY LATCH		
28	ASSM CH NU ONE INSERT	41	BUSY (TAU)	41	CARRY LATCH		
30	ASSM CH NU ZERO INSERT	41	B0-B1 SHIFT	41	CARRY LATCH		
28	ASSM CH WM BIT	41	B0 SHIFT	41	CARRY LATCH		
29	ASSM CH 1 BIT	41	B1 SHIFT	41	CARRY LATCH		
29	ASSM CH 2 BIT	41	B2 + B3 SHIFT	41	CARRY LATCH		
29	ASSM CH 4 BIT	41	B2 SHIFT	41	CARRY LATCH		
29	ASSM CH 8 BIT	41	B3 SHIFT	41	CARRY LATCH		
41.1	ASTERISK	41	C CYCLE	41	CARRY LATCH		
41.1	ASTERISK FILL	41	C CYCLE OP CODES	41	CARRY LATCH		
41.2	ASTERISK OR \$ SIGN	41	C OR R OR MINUS	41	CARRY LATCH		
38	ASTERISK SYMBOL	41	C SYMBOL	41	CARRY LATCH		
71	AUTO SPACE LATCH	41	CAR GATE OUT U 0 BIT	41	CARRY LATCH		
56	AUX BIN ADDER 4 BIT	41	CARRIAGE BUSY	41	CARRY LATCH		
56	AUX BIN ADDER 8 BIT	41	CARRIAGE GO	41	CARRY LATCH		
25	B CH BITS	41	CARRY LATCH	41	CARRY LATCH		
3		41	CARRY LATCH	41	CARRY LATCH		

FIG
OUTPUT LINES

OP MOD NOT C BIT 26
OP MOD NOT 1 BIT 26
OP MOD REG 60
OP MOD SYMBOL FOR I/O STATUS 38
OP MOD TO A CHAN 8 CYC OP CODES 40
OP MOD 1 BIT 26
OP REG ARS C BIT 26
OP REG ARS NOT C BIT 26
OP REG C BIT 26
OP REG COM NOT C BIT 26
OP REG CON C BIT 26
OP REG NOT 1 BIT 26
OP REG SET ERROR 59
OP REG 1 BIT 26
OP REG 1401 C BIT 26
OP REG 1401 NOT C BIT 26
OUTPUT CYCLE 43A
OUTPUT WM CYCLE 28
OVERFLOW 35
P SYMBOL 38
PARITY 1 (INTEG BFR) 63
PARITY 2 (INTEG BFR) 63
PERC SYMBOL 38
PERCENT TYPE OP CODES 40
PLUS ONE 18 LINE 17
PRINT BUFFER BUSY 51
PRINT CHECK (1403) 71
PRINT ERROR LATCH 70
PRINT IN PROCESS LATCH 71
PRINT SCAN 49 69
PROCESS ROUTINE 87
PROGRAM RESET 51
PROGRAM SET BR CTRL 89
PRT LOCKED CND PROCEED 88
PTRR LAST COL 91
PSS 1,2 + 3 (1403) 69
PUNCH BIT GEN (INTEG BFR) 63
PUNCH BUSY TO PRIORITY CKTS 45
PUNCH DECODE 62
PUNCH FEED GATE 67
PUNCH PRIORITY REQ 66
PUNCH SCAN TO TIME PULSE 1 LATCH 61
PUNCH STACKER 61
PUNCH XFER REQ 66
Q + V SYMBOL OP MOD 38
Q SYMBOL 38
Q SYMBOL 38
Q2-B0+B2 SHIFT 34
Q2-B1+B3 SHIFT 34
Q6-B0 SHIFT 34

FIG

OUTPUT LINES

Q6-B1 SHIFT 34
Q6-B2 SHIFT 34
Q6-B3 SHIFT 34
Q8-B0-B1 SHIFT 33
Q8-B2+B3 SHIFT 33
R SYMBOL 38
R-W REG 1,2,4,8,A,B,C BITS (TAU) 84
RC-3 (TAU) 79
RD ENCODER (INTEGER) 62
RD XFER REQ 61
RD PRIORITY REQ 61
RDD (TAU) 81
RDD-144 (TAU) 81
RDD-36 (TAU) 81
RDR READY TO C.P.U. 45
RDR STACKER 64
READ CALL 1411 MEM 02
READ IN 68
READ OUT BAR 44A
READ REQUEST 61
READ SCAN 61
READ 1ST ADDRESS TO A-CAR 11
READER BUSY TO PRIORITY CKTS 62
READER READY 61
READY TO BUFFER 43
RECORD MARK 38
REGEN CHR 0 ETC 49
REGEN COMPL 30
REGEN MEM ON B CYC OPS 40
REGEN TRUE 30
REGEN UNITS-BODY 08
RESET ADD OP CODE 39
RESET BAR 44A
RESET E 1 FULL 44
RESET E2 FULL LATCH 44
RESET OP MOD REG 26
RESET SUB OP CODE 39
RGEN COMPL 30
RING ADV (PTR) 66
RING ADVANCE (INT BUFF) 61
RING CHECK (INTEG BFR) 76
RO AAR ON A CYC OPS 40
RO BAR ON SCN B CYC OPS 40
RO FIXED ADDR 21
RO 00001 INDEX ADDR 21
RO 00101 INDEX ADDR 21
RO 00201 INDEX ADDR 21
S SYMBOL 38
SCAN CALL (PRINTER) 65
SCAN TRIG. 68

OUTPUT LINES

SEL + TI ON (TAU) 79
SEL AND NOT LP (TAU) 83
SEL AND RDY H1 7330 83
SEL AND READY MOD4 (TAU) 83
SEL AND REWIND 80
SEL AND TI OFF 83
SEL CHR 0 ETC 49
SELECT UNIT 1 45
SELECT UNIT 2 45
SELECT UNIT 4 45
SENSE STROBE 48
SET A RING 1 TGR 22
SET ASTERISK 28
SET ASTERISK A CH CHECK CTRL 28
SET BAR 44A
SET CARRY LATCH 30
SET COMPL CTRL LATCH 30
SET E1 REG 44
SET E2 FULL 44
SET GM 28
SET HIGH CYCLE 37
SET NO CARRY 30
SET OP MOD REG 26
SET OP REG 59
SET TRUE 30
SET WM OP CODE 41
SET X CYC CTRL A 39
SIG DIGIT 22
SLASH SYMBOL 41.1
SPACE (AMPERSAND) 38
SPACE OR SKIP CTL 41.1
SPEC CHAR C CONSOLE 71
SPEC CHAR E CONSOLE 87
SPEC CHAR S CONSOLE 87
SPL CHAR + NO NU 37
SPL CHAR A CH 37
SPL CHAR ALPH 37
SPL CHAR B CH 37
SPL CHAR NO NU 37
START COMP ADD 1 30
START COMP ADD2 30
START COMP INDEX 30
START FORMS OP 69
START KEY 87
START KEY PULSE 87
START TRUE ADD 1 30
START TRUE ADD 2 30
START TRUE INDEX 30
START 1401 INDEX 30
STATUS SMP A 46

FIG

OUTPUT LINES

CONS ERROR CTL
 CONS GATE POS 30
 CONS INQUIRY MX GATE
 CONS MOVE READ OP
 CONS MOVE WRITE OP
 CONS MX ADDR DR
 CONS MX X1A
 CONS MX Y1,Y2 ETC
 CONS MX 32
 CONS MX 32 OR 33
 CONS OUTPUT ERR
 CONS OUTPUT 2 BIT
 CONS OUTPUT 4 BIT
 CONS PRG PRT OUT MX GATE
 CONS PRINTER NOT BUSY
 CONS PRINTER NOT BUSY SET
 CONS PRINTER SHIFT COMPLETE
 CONS PRINTER STROBE
 CONS READ OP
 CONS SET START CND
 CONS SPACE
 CONS STOP CR COMPLETE
 CONS STOP PRINT COMPLETE
 CONS STROBE GATE
 CONS STROBE OUTPUT A BIT
 CONS STROBE OUTPUT B BIT
 CONS STROBE OUTPUT C BIT
 CONS STROBE OUTPUT 1 BIT
 CONS STROBE OUTPUT 8 BIT
 CONS STROBE
 CONS WRITE OP
 CONS REG DISABLE
 CONS TRANSFER TO BFR.
 CREDIT + NOT UNIT CONTROL CHAR
 CTRL ZERO
 D CYCLE
 D SYMBOL
 DAR GATE OUT U O BIT
 DATA MOVE A CYC CTRL SET
 DATA MOVE OP CODE
 DECELERATE (1403)
 DECIMAL
 DECIMAL CTRL
 DISCONNECT CALL
 DIV OP CODE
 DIV OVERFLOW
 DOLLAR SIGN
 DOLLAR SIGN SYMBOL
 E CH ANY STATUS ON
 E CH BUSY

FIG

91
 86
 90
 90
 90
 91
 86
 86
 90
 90
 91
 89
 89
 90
 85
 85
 88
 90
 90
 87
 88
 87
 87
 90
 90
 90
 90
 90
 90
 90
 90
 26
 438
 41
 41.1
 06
 38
 14
 05
 39
 71
 41.1
 41.2
 46
 39
 35
 41.1
 38
 45.3
 45

OUTPUT LINES

E CH CHECK
 E CH CLR
 E CH COND
 E CH DISC LATCH
 E CH DISCON TO 1301
 E CH DISCON TO 1405
 E CH END OF RECORD
 E CH EXT END TRAN
 E CH FORMS CTRL OP
 E CH IN PROCESS
 E CH INPUT MODE
 E CH INTERLOCK
 E CH INT END OF TRF
 E CH LOAD MODE
 E CH MOVE AND LOAD MODE
 E CH NO STATUS ON
 E CH NO TRANSFER
 E CH NOT READY
 E CH OUTPUT MODE
 E CH READY A,B
 E CH READY B (E CYCLE REQUIRED)
 E CH READY BUS
 E CH READY C (E CYCLE REQUIRED)
 E CH READY TO BUFFER
 E CH STACKER SEL OP
 E CH STATUS SMP A
 E CH STATUS SMP A DELAY
 E CH STATUS SPL B
 E CH STATUS SPL B DLY
 E CH TAPE CALL
 E CH UNGATED SMP A
 E CH UNOVLV OVLV
 E CH WLR
 E CH 2 CHAR ONLY
 E CH 2ND SPL B
 E CHANNEL
 E CYCLE
 E CYCLE REQUIRED
 E OP - B CY
 E OP.B CYCLE 1ST SCAN
 E OR Z OP - B CY
 E SYMBOL
 E 2 REG 1 BIT
 E+2.2D SCN EXTENSION
 E+2.3D SCN EXTENSION
 EAR GATE OUT U O BIT
 EARLY B
 EARLY F
 EARLY LAST GATE I/O
 EARLY S

FIG

45.2
 45.3
 45.2
 46
 46
 46
 46
 46
 46
 39
 438
 43A
 43A
 46
 43A
 43A
 45.3
 45.3
 45
 43A
 46
 46
 45
 46
 44A
 39
 46
 46
 46
 46
 46
 438
 46
 43A
 45.3
 40
 46
 43A
 44A
 46
 41.1
 41
 41.1
 38
 44
 41
 41
 15
 02
 02
 02
 02

OUTPUT LINES

EDIT OP CODE
 EDIT SET A CYC CTRL A
 EDIT SET B CYC CTRL C
 EDIT SET B CYC CTRL D
 EDIT SET B CYC CTRL E
 EDIT SET B CYC CTRL F
 EDIT SET B CYC CTRL G
 EDIT SKID CYCLE
 EMITTER (PRINTER)
 ENCODE
 ENCODE A (INTEG BFR)
 ENCODE B (INTEG BFR)
 ENCODE C (INTEG BFR)
 ENCODE 1 (INTEG BFR)
 ENCODE 2 (INTEG BFR)
 ENCODE 4 (INTEG BFR)
 END OF CHAR RESET
 END OF RECORD L.
 END OF SCAN (INTEG BFR)
 EQUAL
 EQUAL COMPARE (1403)
 EQUAL LOW LATCH RESET
 EQUAL LOW LATCHES SET
 ERROR (TAU)
 ERROR SAMPLE
 ERROR 1 (1403)
 ERROR 2 (1403)
 EVEN HDRD ADDR
 EXCLAM MARK
 EXTENSION LATCH
 E1 REG FULL
 E1 REG WD SEP
 E2 FULL
 E2 WD SEP
 F SYMBOL
 FAR GATE OUT U O BIT
 FAST SKIP CTL
 FIVES ADV
 FIVES RING
 FLOAT DOLLAR SIGN
 FORMS + 1403 PRT BUF BUSY
 FORMS BUSY STATUS
 G OP - C CYCLE
 G OP SET C CYC CTRL B
 G SYMBOL
 GATE ON PRT SCAN CALL (INTEG BFR)
 GATE ON R.I. TGR.
 GO
 GROUP MARK
 H POS A INDEX TAG

FIG

39
 05
 05
 41
 41
 41
 41
 05
 41
 71
 61
 62
 62
 62
 62
 62
 62
 85
 46
 61
 36
 69
 36
 36
 82
 58
 70
 70
 18
 38
 09
 44
 44
 44
 44
 38
 15
 71
 65
 68
 41.2
 51
 45
 27
 06
 38
 67
 67
 438
 38
 21

FIG
OUTPUT LINES

STD A CYC OPS-A CYC
STOP AT F TLU
STOP AT F ON B CYC OP CODES
STOP AT H ON B CYC OPS
STOP AT J TLU
STOP AT J ON B CYC OP CODES
STOP-BRANCH OP CODE
STOP KEY LATCH
STOP LATCH
STOP ON ERROR (TAU)
STOP PGM RES CARRIAGE RET
STOPPED-NOT IN PROCESS
STOPPED AT CYCLE END
STOR AR SET C CYC CTRL A
STOR AR SET C CYC CTRL B
STOR SCN LOAD
STORE ADDR REG OP CODE
STORE AR SET A CYC CTRL A
STORE AR SET A CYC CTRL B
STROBE
SUBT OP CODE
SYNC CHK LATCH
T POS A INDEX TAG
T POS B INDEX TAG
T POS C INDEX TAG
T SYMBOL
TABLE SEARCH OP CODE
TENS ADV (1403)
TENS RING 0 THRU 9
TENS 0,3 ETC (1403)
TEST PRINT ERRORS
TEST PUNCH ERRORS
TEST READ E OF F
THREES ADV
THREES RING
TILT + ROTATE (731)
TIME GATE (INTEG BFR)
TIME PULSE 1 + 2
TIME PULSE 2
TRUE ADD B
TRUE ADDA
TWO ADDR OP CODES
TWO SYMBOL
U SYMBOL
UNIT CONTROL OP CODE
UNITS + BODY LATCH
UNITS + TENS RING (INTEG BFR)
UNITS LATCH
USE A CH NUM
USE A CH WM

FIG

39
37
40
40
37
40
39
87
87
82
87
01
89
06
06
03
39
05
05
66
39
70
21
21
21
38
39
65
68
65
53
53
53
65
68
85
61
61
61
31
31
40
38
38
39
36
61
08
27
27

FIG
OUTPUT LINES

USE A CH ZONES
USE ADDR NU
USE B CH NUM
USE B CH WM
USE B CH ZONES
USE NG NUMERICS
USE NO WM
USE NO ZONES
V SYMBOL
VALIDITY CHECK (INTEG BFR)
W + X SYMBOL OP MOD
W OR V OP CODES
W SYMBOL
W TYPE BRANCH CONDITION
WC 2 ETC (TAU)
WD 320 + WD 1088 (TAU)
WD 49 (TAU)
WM OP-A CYCLE
WM PERIOD LATCH
WM+E+Z+W+V+/- OPS
WORD MARK OP CODES
WR RC-5 OR READ RC 7 (TAU)
WRITE (TAU)
WRITE B+SPEC CHAR
WRITE CALL 1411 MEM
WRITE COND (TAU)
WRITE EDIT ASTERISK
WRITE EDIT BLANK
X CYCLE
X RD
X SYMBOL
X SYMBOL GATED
X WR
Y RD
Y SYMBOL
Y WR
Z OP - B CY
Z OP SET A CY CTRL
Z PULSE
Z SYMBOL
ZERO BALANCE LATCH
ZERO OR DECIMAL
ZERO SUPPRESS
ZN OR WM TEST BRANCH OP CODE
ZONE ADDR A. NOT B. NOT C
ZONE ADDR A.B.C
ZONE ADDR A.B.C
ZONE ADDR A.NOT B.NOT C
ZONE ADDR CARRY
ZONE ADDR NOT A.B.NOT C
ZONE ADDR NOT A.B.NOT C

FIG

27
30
27
27
27
27
27
27
27
27
38
63
38
40
38
43
78
78
78
05
91
40
39
79
78
41
03
78
41
41
06
48
38
38
48
48
41.1
05
48
38
35
41.1
41.2
39
55
55
55
55
55
55
55

FIG
OUTPUT LINES

ZONE ADDR NOT A.NOT B.C
ZONE ADDR NOT A.NOT B.C
ZONES (COMPARE)
O OR DECIMAL
O SUPPRESS
1 ADDR PLUS OP MOD OP CODE
1ST CP
1ST I/O CYCLE CONTROL
1ST SCAN
1ST SCN FIRST OP CODE
1401 - I CYCLE
1401 -C OP- I RING 4 TIME
1401 -I CYCLE-I RING 5 + 10
1401 -X CYCLE-A RING 4 TIME
1401 LB + Q + H OP CODE
1401 B OP CODE
1401 BRANCH LAST EX CYCLE
1401 BRANCH LATCH
1401 CARD OR PRINT OP CODE
1401 CARD PR ERR SAMPLE
1401 CARD PRINT ERROR
1401 CARD PRINT IN PROCESS
1401 CD/PRT ERROR
1401 CHAR TEST OP CODE
1401 COND TEST OP CODE
1401 D OP CODE
1401 D+P+Y OP
1401 DATA MOVE OP
1401 DATE MOVE SET OP MOD
1401 H+Q- A CYCLE
1401 I/O END POS
1401 I/O LOAD OP
1401 I/O MOVE OP
1401 I/O SET BRANCH CNDS
1401 I RING 5 OR 10 TIME ICY
1401 I RING 8 BRANCH OP
1401 I RING 9 BRANCH OP
1401 I-CYC NEXT
1401 MODE
1401 MODE
1401 MODE-ARING 4-X CYC
1401 MODE-I RING 5+10-I CYC
1401 NO EXE CY BRANCH OP
1401 NOP LIROC
1401 P OP CODE
1401 PCH/PRT ERROR
1401 POUND SIGN OP CODE
1401 PRINT
1401 PUNCH
1401 PUNCH PRINT ERROR

FIG

55
55
37
41.1
41.2
40
01
51
19
39
26
36
57
57
39
52
53
53
52
51
51
51
60
52
52
52
26
27
51
52
52
51
08
52
52
03
03
52
52
52
60
52
51
51
51

OUTPUT LINES

1401 Q OP TRANS
1401 READ
1401 STOP AND WAIT
1401 STORE AAR OP CODE
1401 STORE AR OPS
1401 STORE AR.C CYCLE
1401 STORE BAR OP CODE
1401 TAKE I TO B CYCLE
1401 Y OP CODE
1403 PRINTER BUFFER BUSY
2 ADDR NO MOD OP CODE
2 ADDR PLUS OP MOD OP CODES
2 CHAR ONLY
2 D CONDITION A BRANCH
2D CP 3
2D SCAN
2D SCN SIG CHAR
3D SCAN
3D SCN CONDITIONS
9 SYMBOL

FIG 05
51
53
52
39
27
52
53
52
51
40
40
40
43
02
19
41
19
41
38

IBM

International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N. Y. 10601

IBM 1410 Printed in U.S.A. R23-2936-0

R23-2936-0